Abstract-Passive crossbar memories based on resistive switching bit-cells are today seen as the most promising candidates for flash memories replacement. However, inherent sneak currents through unselected devices lead to low operating margins and over-consumption during read and programing operations. Crossbar memory simulations with bit-cells based on two terminal nonlinear selectors, also show degraded performances due to sneak path currents, leading to nonfunctional memories. Thus, peripheral circuits have to be designed in order to mitigate the sneak currents that impact memory operations. In this paper, we propose a dynamic sneak current compensation circuit for SET and read operations, enabling multi-level cell programming. This circuit is simulated using CMOS 130nm Bulk core process with OxRAM and tunnel barrier-based selector bit-cell.
I. INTRODUCTION
While conventional non-volatile memories (NVM) turn out to be more and more costly and complex to co-integrate with conventional CMOS process, emerging back-end of line resistive switching memories (RRAM) are becoming more and more attractive for high density NVM [1] . Oxide-based RRAM (OxRAM) are one of the most encouraging RRAM technologies due to non-exotic materials, high scalability and fast switching [2] . The conventional 1T1R bit-cell architecture provides good performances but it suffers from a high silicon surface due to access transistor since the bit-cell area has to be as small as possible in order to reduce as maximum the manufacturing cost. In this context, RRAM-based crossbar memories appear to be a promising candidate thanks to an ultradense structure (4F²) and 3D stackability [3] .
It has been demonstrated that RRAM bit-cell with linear behavior in crossbar memories leads to an unacceptable overconsumption, degraded read performance and limited array size due to inherent sneak currents through unselected RRAM bitcells (Sneak-Path, SP) [4] . To reduce the SP issues, non-linear RRAM devices have been intensively studied [5] . These nonlinear devices are realized by stacking a RRAM with a nonlinear element to form a 1 Selector / 1 RRAM (1S1R) bit-cell, as illustrated in Fig. 1 . Different structures of selectors are reported in the literature [6] [7] [8] , each having specific physical and electrical characteristics to mitigate the SP and reduce its impact. The selector purpose is to reach an ultra-low current in the off-state and a steep transition to the on-state with a high current.
To achieve a high-capacity RRAM-based crossbar array, the SP effect has to be reduced as much as possible. To mitigate the SP, polarization schemes are applied on the unselected elements of the array, but they are not sufficient to fully counterbalance its impact on operations. Therefore, a peripheral circuitry has to be designed in order to better compensate the SP effect. Sampling-based SP compensation circuits using Analog-toDigital converters (ADC) are studied in the literature [9] [10] . The fact that the sampled SP current is compensated using programmable current limitation implies that a large peripheral circuit is needed to ensure a sufficient ADC precision. This approach is performed in 2 steps: firstly the SP is sampled and in a second time, the programing is done.
In this paper, the SP impact on programming operations is studied and a novel SP compensation circuit is proposed. The presented circuit provides immunity to SP, which can be used for Multi-Level Cell (MLC) programming, and also for precise read operation. The SP is dynamically monitored and compensated in order to provide a one-step programming operation. The presented circuit is also studied for use as a sense amplifier on MLC programming operations.
Section II describes the RRAM device model, the selector device and the simulation methodology used in this work. Section III focuses on the proposed circuit during programing operation, whereas Section IV deals with its use for read operations. Finally, Section V draws the conclusions and perspectives.
II. BIT-CELL MODELING AND ARRAY BIASING SCHEME
Two dedicated 1S1R models are considered for simulations: an HfO2/Ti-based bipolar OxRAM compact model calibrated on silicon data [11] and a Ta2O5/TaOx/TiO2 tunnel barrier-based selector model [6] . An array of 1S1R bit-cells with post-layout parasitic elements is simulated using Eldo simulator (Fig. 1 ). Concerning technology, 130nm CMOS Bulk technology from STMicroelectronics is considered. During a read or write operation in a crossbar array, SP currents degrade the operation efficiency (read margin reduction and write current control reduction) [12] [13] . Fig. 1 shows the programming current through the selected bit-cell and the SP current through the unselected ones. To overcome this issue, specific wordline (WL) and bitline (BL) polarization schemes are used (Fig. 2) . The selected WL (SWL) is polarized at Vselect and the selected BL (SBL) is pulled to the ground. Intermediate voltages (Vselect/2) are applied to unselected WLs (UWL) and BLs (UBL). This commonly used polarization scheme is named ½ bias in the literature [14] . The ½ bias is used in rest of the paper.
Fig. 2:
Diagram of crossbar array with detailed polarization scheme for SP mitigation. This polarization scheme is the best in terms of power efficiency because almost all the array is not concerned with SP [14] .
III. SNEAKPATH COMPENSATION CIRCUIT FOR PROGRAMMING

OPERATIONS
As described in Fig. 2 , the SWL current is the sum of the SP current and the selected bit-cell current. Thus, during a SET operation, current control on the selected bit-cell is hard to reach due to the SP effect [10] . Fig. 3 shows a programing circuit containing two blocks: a simple current mirror and a voltage regulation (Low DropOut Regulator -LDO). Considering a constant programing current on the SWL, when the array size increases, the programing current decreases as shown in Fig. 4 -a. This programming current degradation can be compensated while increasing the current reference value (Iref). However, this approach leads to an increase of programming current variability due to the unselected bit-cell resistance states. Regardless how the Iref compensation is done (compensation on the 50%LRS-50%HRS array as shown Fig. 4-b) , it leads to a larger distribution of the programing current. Moreover, it has been demonstrated that lower is the programming current, wider is the programmed resistance values distribution [15] . This shows that the SP has to be considered as a major constraint in the SET circuit conception. Compensation can be done using 50%HRS-50%LRS array. In this case, with a low SP current (full HRS array) the programming current is increased. Oppositely, the programming current is reduced in a full LRS array. This leads to an increased variability of the reached resistance. During a programing phase, UWLs and UBLs are polarized to half of the programing voltage. This polarization scheme limits SP currents to the SWL and SBL. The current provided by the SWL contains two distinct contributions: the programing current (IPROG) and the parasitic current pulled by unselected BLs (IUBL). Considering IPROG_REF as a current reference corresponding to the targeted programing current, it is possible to compare IPROG + IUBL to IPROG_REF + IUBL. When it passes over IPROG_REF, the COMP_OUT signal switches from 0 to VDD. This process stops the programing operation and limit the current flowing through the selected bit-cell. LDOs are connected to the SWL and UBLs in order to control the voltages applied in the array. The consumed current is measured with current mirrors connected to the LDOs. Currents mirrors can also be cascoded to provide a better current copy. The two currents (IPROG_REF + IUBL and IPROG + IUBL) are read with the VCOMP+ and VCOMPsignals. These voltages are compared with a differential amplifier.
Simulation results are presented in Fig. 6 . We compare the proposed structure (Fig. 5 ) to circuits shown in Fig. 3 . The proposed circuit provides SP immunity and thus a fine control of the programming current.
Fig. 6:
Programing current evolution in the selected bit-cell vs array size (considering a crossbar array with a square form factor). The proposed circuit (Fig. 5) is neither impacted by the array size nor by the resistance state (LRS or HRS) of unselected bit-cells in the array.
IV. SNEAKPATH COMPENSATION CIRCUIT FOR MLC READ OPERATIONS
In a large crossbar array and due to SP, reading different resistance level on the same bit-cell can be difficult to operate without increasing significantly the read consumption [16] . The proposed SP compensation circuit can be advantageously used to increase the read precision. This section presents a way to read a MLC bit-cell in crossbar arrays based on the circuit concept presented in Fig. 5 . 
50%LRS-50%HRS array No impact of the SP resistances
Monte-Carlo simulations. Three distinct LRS and one HRS are visible leading to a 2 data-bits MLC bit-cell. It also shows how the 3 current references are chosen. Fig. 8-b presents the correspondence between the outputs code and the resistance state and Fig. 8-c shows the transient evolution of D<0-2> during a read pulse for resistance state. V. CONCLUSISON This paper presents a SP compensation circuit to overcome SET and read operation issues in the RRAM-based crossbar memory circuits. SP impact on programming operation precision is detailed and an innovative circuit is proposed to solve this issue. The presented circuit enhance the immunity to SP currents which enables the design of larger arrays (here, with the considered selector, a 256BL array can be designed). For MLC operations, we demonstrated that a SP compensation circuit is mandatory and showed the operation of a 2 data bits bit-cell using the presented circuit. In order to improve read operations, a read circuit, based on the programming compensation circuit and optimized for MLC operation, is proposed. The presented structures opens the way for MLC operation in crosspoint array which is an efficient way to increase the memory density. 
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